Skip to content

Standard

DDR5

JEDEC's current-generation DRAM standard, succeeding DDR4 with higher data rates and bandwidth for PCs, servers, and other devices.

Known aliases

  • DDR5-5600
  • DDR5 SDRAM
  • JEDEC DDR5

Current stories

buildOne report1 publisher

Price forecasters call a DRAM peak in 2027 while chipmakers say supply stays short through 2028

Tom's Hardware data cited by dev.to puts a 64GB DDR5 kit at $1,118 in August 2026, up 485% from $191 a year earlier. Chipmakers say supply stays tight into 2028, but Citi expects prices to peak in Q2 2027.

Publishers:dev.to

Reality

Evidence55
Adoption
Not scored
Hype gap+15
Incentives
Not scored
Confidence55
buildConfirmed5 publishers

Gigabyte's BIOS readies DDR4 and DDR5 B760 and H610 boards for Intel's 2027 LGA 1700 chips

Gigabyte says Intel plans new processors for existing LGA 1700 motherboards, expected in early 2027. Its BIOS covers DDR4 and DDR5 versions of its B760 and H610 boards, Tom's Hardware reported, so owners can plan a CPU swap that keeps the memory they already own.

Perspective Coverage

5 publishers
Builder
Builder 39%
Operator
Operator 37%
Investor
Investor 24%

Reality

Evidence55
Adoption15
Hype gap+30
Incentives60
Confidence55
investOne report1 publisher

Semiconductors made up half of South Korea's record $120.9 billion September exports

South Korea exported a record $120.94 billion in September, up 83.5%, with chips supplying $60.3 billion. A $1 trillion year now needs only about $62 billion a month, so the open question is how much of the chip surge is price.

Publishers:en.sedaily.com

Reality

Evidence72
Adoption
Not scored
Hype gap+12
Incentives58
Confidence70
scienceOne report1 publisher

Micron forecasts tighter memory supply in 2027 and 2028 than in 2026

Micron CEO Sanjay Mehrotra expects memory supply to be much tighter in 2027 and 2028 than in 2026. With most of Micron's 2027 output already committed, buyers should budget for high memory prices through 2028.

Publishers:cio.com

Reality

Evidence64
Adoption68
Hype gap+15
Incentives72
Confidence62
buildOne report1 publisher

Local LLM speed follows memory bandwidth only while the whole model fits in VRAM

Llama 8B on an RTX 4060 Ti 16GB fell from 42.5 to 3.8 tokens a second with a fifth of the model in system RAM, according to a dev.to benchmark. For a local coding agent, that makes VRAM for weights plus context the first spec to check, ahead of bandwidth.

Publishers:dev.to

Reality

Evidence45
Adoption
Not scored
Hype gap+5
Incentives
Not scored
Confidence40
securityOne report1 publisher

DDRop silently drops DDR5 writes so Intel TDX reads stale memory as current

Confidential computing never promised memory freshness. DDRop turns that omission into arbitrary access inside a TDX guest, using a board that costs under $200 and two prerequisites a cloud provider already holds.

Reality

Evidence62
Adoption22
Hype gap+20
Incentives45
Confidence58
investOne report1 publisher

CXMT earned an 82% operating margin on the DDR5 shortage its Korean rivals created

ChangXin's second-quarter margin on commodity DDR5 came in above both Korean makers, in a Nihon Keizai Shimbun analysis, a year after the Chinese firm was losing money on the same product. The price behind it was set by SK hynix and Samsung.

Publishers:en.sedaily.com

Reality

Evidence38
Adoption40
Hype gap+20
Incentives55
Confidence35
investOne report1 publisher

Google raids retired servers for DDR4 as memory takes 30% of the hyperscaler bill

Counterpoint puts the first-quarter DRAM contract jump at 80% to 90% and TrendForce sees 13% to 18% more in the third, which is how Marvell gets memory to 30% of hyperscaler spend against about 8% two years ago.

Reality

Evidence42
Adoption61
Hype gap+24
Incentives71
Confidence45
productOne report1 publisher

AMD's 6.5 points of x86 share bought it roughly zero extra CPUs

AMD gained share while the market it was fighting over shrank by more than a fifth. Run the units and the share win looks like standing still while Intel falls.

Publishers:gizmodo.com

Reality

Evidence42
Adoption61
Hype gap+26
Incentives58
Confidence44
buildOne report1 publisher

Micron's own numbers say the DRAM squeeze is an allocation problem, not a cycle

Micron's HBM design fellow says the memory's roughly threefold wafer-area penalty against DDR5 grows with every generation. The pricing that follows does not mean-revert on its own.

Publishers:tomshardware.com

Reality

Evidence66
Adoption74
Hype gap+14
Incentives68
Confidence61