Skip to content

Standard

HBM4

HBM4 is a next-generation high-bandwidth memory standard offering wider interfaces and higher bandwidth than HBM3E, used in AI accelerators and GPUs.

Known aliases

  • fourth-generation high-bandwidth memory
  • High Bandwidth Memory 4
  • high-bandwidth memory 4
  • sixth-generation HBM
  • sixth-generation high bandwidth memory
  • sixth-generation high-bandwidth memory

Current stories

investConfirmed18 publishers

Samsung turned 87% of its added sales into profit in a record 107.4 trillion won quarter

Samsung Electronics estimated third-quarter operating profit at a record 107.4 trillion won, up 782.5% from a year earlier. Its operating margin went from about 14% to roughly 55% over the year, and buyers of AI hardware are paying for that gain while memory supply trails demand.

Perspective Coverage

19 publishers
Builder
Builder 11%
Operator
Operator 21%
Investor
Investor 68%

Reality

Evidence78
Adoption70
Hype gap+12
Incentives45
Confidence74
investOne report1 publisher

Counterpoint's 12-layer Rubin forecast keeps more DRAM wafers tied up in HBM

Counterpoint Research now expects most Nvidia Rubin products to use 12-layer HBM4 instead of the rumored eight-layer stacks. Four more dies per stack keep wafers in HBM as SK hynix and Samsung's 16-layer parts wait on yields and TSMC packaging.

Publishers:koreaherald.com

Reality

Evidence40
Adoption55
Hype gap+25
Incentives
Not scored
Confidence40
investConfirmed6 publishers

Samsung's expected 108 trillion won quarter rests on chip margins above 70%

Samsung Electronics is expected to post 108.1 trillion won of third-quarter operating profit, nearly nine times last year's, in guidance due Thursday. With foundry, chip design and phones all losing money, that figure now moves with memory prices and the won.

Perspective Coverage

7 publishers
Builder
Builder 19%
Operator
Operator 24%
Investor
Investor 57%

Reality

Evidence72
Adoption70
Hype gap+8
Incentives60
Confidence70
investConfirmed7 publishers

Lisa Su courts 13 Korean AI firms to build inference systems around AMD chips

AMD's Lisa Su met 13 Korean AI firms in Seoul to discuss pairing AMD CPUs and GPUs with local inference chips. So far the plan is talks and planned demonstrations, and AMD's firmer Korean ties from the same trip run through memory supply.

Perspective Coverage

7 publishers
Builder
Builder 19%
Operator
Operator 38%
Investor
Investor 43%

Reality

Evidence55
Adoption15
Hype gap+30
Incentives60
Confidence55
investConfirmed2 publishers

Korea's science ministry tries to line up five AI chip startups to meet AMD's Lisa Su

Korea's science ministry is arranging an Oct. 8 meeting between AMD and five named AI chip startups, FuriosaAI and Rebellions among them. The plan is still unconfirmed, and the only money the reports show moving between AMD and Korea pays Samsung for memory.

Perspective Coverage

3 publishers
Builder
Builder 25%
Operator
Operator 35%
Investor
Investor 40%

Reality

Evidence45
Adoption12
Hype gap+15
Incentives
Not scored
Confidence55
buildOne report1 publisher

d-Matrix's CTO labels Raptor's 1,000-tokens-per-second figure a simulation

d-Matrix CTO Sudeep Bhoja says Raptor's 1,000 tokens per second per user comes from a simulated 72-card system, with full racks not due until Q4 2027. Whole-system speed, power and cost per request are still unmeasured, so buyers are working from early silicon tests and simulations.

Reality

Evidence30
Adoption
Not scored
Hype gap+35
Incentives70
Confidence40
investConfirmed7 publishers

OpenAI's first chip beat merchant silicon in 16 months. The moat was never the fab

Jalapeno's lead is measured against last generation and the volumes are tiny, but a first-pass ASIC clearing Nvidia, AMD and Google parts reprices the design barrier, not the supply chain.

Perspective Coverage

7 publishers
Builder
Builder 30%
Operator
Operator 24%
Investor
Investor 46%

Reality

Evidence50
Adoption8
Hype gap+40
Incentives65
Confidence55
investOne report1 publisher

Samsung's glass-carrier cleaning orders rise fivefold in two years

Samsung's outsourced cleaning of the glass supports used to thin HBM wafers goes from 10,000 sheets a month last year to 50,000 next year, a step that tracks the HBM4-series mix shift more closely than it tracks total wafer starts.

Publishers:en.sedaily.com

Reality

Evidence34
Adoption58
Hype gap+14
Incentives60
Confidence45
investOne report1 publisher

Nvidia is 13% of SK hynix sales. So is somebody else.

SK hynix's semiannual filing shows a second unnamed customer buying within 421 billion won of Nvidia. The HBM buyer base is widening, not consolidating.

Publishers:en.sedaily.com

Reality

Evidence62
Adoption68
Hype gap+20
Incentives55
Confidence55
productOne report1 publisher

Memory price rises slow to 13-18% as PC and phone buyers stop absorbing them

TrendForce still has DRAM contract prices climbing 13% to 18% this quarter while supplier inventories sit at historic lows, which makes the slowdown a limit on what PC and phone buyers can pay rather than relief for anyone's hardware budget.

Publishers:thenextweb.com

Reality

Evidence57
Adoption68
Hype gap+13
Incentives62
Confidence56
buildOne report1 publisher

JEDEC's taller stack allowance buys microbumps one more HBM generation

Logic vendors have made copper-to-copper bonding routine. Memory has not, because HBM has to place pre-tested dies one at a time. A relaxed stack-height rule let HBM4 skip the switch entirely.

Publishers:tomshardware.com

Reality

Evidence52
Adoption74
Hype gap+10
Incentives70
Confidence55
buildOne report1 publisher

Moving the memory controller into the HBM base die buys back 5 to 10% of an accelerator die

Samsung told Hot Chips 2026 it intends to hollow out the accelerator by relocating its non-compute blocks into a 4nm HBM base die. The stated endpoint of that plan is a memory stack with no interposer under it.

Publishers:tomshardware.com

Reality

Evidence44
Adoption16
Hype gap+29
Incentives71
Confidence52
investOne report1 publisher

A 27% cut to SK hynix's target prices HBM4 as a two-supplier market

LS Securities kept its buy on SK hynix while removing 900,000 won of target price, on a view that next year's HBM operating margin lands nearer 60% than 80% now that Samsung can mass-produce the fourth generation.

Publishers:en.sedaily.com

Reality

Evidence34
Adoption30
Hype gap+18
Incentives62
Confidence44
buildOne report1 publisher

OpenAI's Broadcom ASIC buys GPU negotiating leverage before it deploys a single rack

OpenAI published a benchmark win on three large models, but the figure a GPU vendor has to price is the 10-gigawatt Broadcom program running through 2029, with racks targeted from the second half of 2026.

Publishers:dev.to

Reality

Evidence44
Adoption8
Hype gap+17
Incentives74
Confidence46
buildOne report1 publisher

Raptor's 0.37 pJ/bit is measured. The DRAM underneath it has no named fab.

d-Matrix says stacking compute on a co-designed DRAM die moves bits at roughly a sixth of HBM4's energy cost. It still has not said who fabricates the die.

Publishers:tomshardware.com

Reality

Evidence58
Adoption12
Hype gap+32
Incentives72
Confidence55
investOne report1 publisher

AMD's 432GB answer to Vera Rubin turns the accelerator fight into a memory-cost fight

The MI455X carries 50% more HBM than the chip it replaces, and AMD's memory supplier just posted a record 76% operating margin. Rack buyers are now budgeting memory, not compute.

Publishers:fool.com

Reality

Evidence56
Adoption48
Hype gap+18
Incentives64
Confidence57
buildOne report1 publisher

Intel's Crescent Island bets 480GB of LPDDR5X and 350W beats paying for a liquid retrofit

Intel's Hot Chips disclosure details 32 Xe Cores, 32MB of L2 and 16-deep matrix engines. The figure it does not include is the one that decides whether the capacity is servable.

Publishers:tomshardware.com

Reality

Evidence58
Adoption
Not scored
Hype gap+30
Incentives68
Confidence52
buildOne report1 publisher

Micron's own numbers say the DRAM squeeze is an allocation problem, not a cycle

Micron's HBM design fellow says the memory's roughly threefold wafer-area penalty against DDR5 grows with every generation. The pricing that follows does not mean-revert on its own.

Publishers:tomshardware.com

Reality

Evidence66
Adoption74
Hype gap+14
Incentives68
Confidence61
buildOne report1 publisher

SK hynix rules hybrid bonding out of HBM4E, leaving 55 microns to do the work

Copper-to-copper slips to HBM5 at the earliest, so HBM4E capacity has to come out of die thickness inside a 775-micron package. iHBM heat blocks cannot be retrofitted to parts already in design.

Publishers:tomshardware.com

Reality

Evidence61
Adoption44
Hype gap+9
Incentives73
Confidence56

Earlier coverage